A9108 is one of AMICCOM sub1GHz family. It integrates AMICCOM sub1GHz transceiver well and offers a low cost solution with advanced radio features such as high output power amplifier up to 20 dBm (433MHz band, excluding LPF and HPF) and low noise receiver (- 114 dBm @ 10Kbps, -110dBm @50Kbps). Therefore, A9108 is very suitable for long LOS (line-of-sight) applications without the need to add an external LNA or PA.

The on-chip data rate divider supports programmable on-air data rates from 2K to 250Kbps to satisfy different system requirements. For a battery powered system, A9108 supports fast PLL settling time (35 us), Xtal settling time (500 us) and on-chip Regulator settling time (450 us) to reduce average power consumption.

Features:

Small Package size (QFN5 X5, 40 pins).
High performance pipeline complicated 8051
Operation clock: 1, 1/2, 1/4, 1/8, 1/16, 1/32 of crystal oscillator.
16KB Flash memory, 2KB SRAM
UART, I2C, SPI serial communication
Three 16/8-bit counter/timers
Two channel PWM
Watchdog timer
Sleep timer
In-Circuit Debugger
In-System programming/ In-Application programming
24 GPIO
Four channel 12bit SAR ADC
One channel 8 bit ADC for RSSI and battery detect
Programmable threshold of carrier detect.
Frequency band: 315/433/470/868/915 MHz.
FSK and GFSK modulation.
Programmable data rate from 2Kbps to 250Kbps.
RX Current consumption (AGC Off) 915MHz: 16mA.
TX Current consumption 915MHz: 90mA @ 17dBm.
Deep sleep current (1uA)
Low sleep current (3.5uA)
On chip regulator, support input voltage 2.0 ~ 3.6 V.
High RX sensitivity 915MHz.
 -104dBm at 50Kbps on-air data rate.
 -101dBm at 100Kbps on-air data rate.
 -99dBm at 150Kbps on-air data rate.
 -97dBm at 250Kbps on-air data rate.
Support low cost crystal 12.8 MHz /16 MHz).
Support RTC clock 32.678KHz
Fast PLL settling time (35 us).
9-bits Digital RSSI and Auto RSSI measurement
Auto Calibrations.
Auto FCS (CRC) and Filtering.
On-chip full range VCO and Fractional-N PLL synthesizer.
On-chip low power RC oscillator for WOR (Wake on RX) function.
AFC (Auto Frequency Compensation) for frequency drift due to Xtal aging.
Separated 64 bytes FIFO for RX and TX.


Documents: